The development of power components based on silicon carbide (SiC) allows high power densities, size reduction and elevated operating temperatures (above 200 or 300°C). In this study, we present solutions for SiC device packaging base on 3D finite element simulation and experimental approach. Various test vehicles were assembled with different die attach and substrate. New materials like copper carbide (CuC) and copper diamond (Cu-diamond) were selected for base plate. Their thermal performances were evaluated through the measurement of the thermal resistance and 3D finite elements simulations
Introduction
Silicon carbide (SiC) devices are promlsmg components for high performance power system applications, because SiC has a band gap of 3e V which is about three times higher than conventionally used Si. The features of SiC offer the advantage of high temperature operation at more than 150 DC which is higher than the maximum operating temperature of Si devices [1] . A SiC device has been already studied with an operating temperature of 400°C [2] [3] . High temperature operation makes it possible to eliminate the need of a cooling system, resulting in a small system size [4] . A high density power system is expected to be realized by developing a high temperature module. Then to use SiC devices operating at high temperature, special care will be needed for power package. In this paper, we propose to analyse their thermal performances by experimental and simulation methods.
High temperature device packaging concepts
The selection of materials for a high temperature package ( fig. I ) is based on a combination of material properties: conductivity, Coefficient of Thermal Expansion (CTE), elasticity, and cost. CTE is one the most important property: then materials are selected for their high Thermal Conductivity (TC) and low CTE. The general design strategy is to choose a set of materials that appears to match by looking at the material properties (table 2), and then develop a package which drives these properties to the best use.
Using ANSYS finite elements software, a 3D thermal simulation of power assembly has been built. For reducing simulation time, only a quarter of the power assembly is simulated. Three-dimensional solid elements (linear brick and tetrahedron) were used for meshing the geometry ( fig.2 ). The interfaces are supposed perfect. The boundary condition is imposed on the bottom surface of the assembly (baseplate) with a constant temperature 25°C, this temperature is the reference temperature Trer. A power of about 9 W is injected into SiC diode. (table I) is summarized in the figure 4.
e. The simulation results of the thermal resistance also show that the TV2 model (with die attach solder AuGe12, substrate ceramic Si3N4 Cu metallization) shows the lower thermal resistance leading to think that this configuration might have the best thermal performance.
Experimental approach
Figure 5: Test bench a/thermal resistance measurement
The measurement of thermal resistance takes place in two phases using a thermal analyzer ANATECH PHASE 10 ( fig.5 ). The first one is the calibration of the Temperature Sensitive Parameter (TSP) allowing the measurement of temperature at the level of the voltage V d, and the second is the measure of the thermal resistance. This will be explained more in detail hereafter.
We used the test vehicle of the whole packaging to measure the thermal resistance. The test vehicles are made by the silicon carbide diode, the die attach, the ceramic substrate with different metallizations (table 1) , the solder joints (SnAg3) between the substrate and the baseplate, and the baseplate (CuC40). The silicon carbide diode is wired by 6 aluminium wires ( fig.6 ). Firstly, the temperature of the dielectric liquid is increased gradually by the heater to 90°C. Once this temperature is reached, the heating of the bath is stopped. Then, the step of cooling down is carried out by a fan to come down to room temperature (25°C). During this period which may last several hours, several measurements are obtained at every 5°C step of temperature from 90°C down to 40°C and the voltage across the junction. We obtain the results of the calibration of TSP ( fig.S) 
Once the calibration of TSP is finished, we can begin measuring the thermal resistance, which consists in two phases: one is the phase of heating the SiC diode; the other is the measurement of the thermal resistance ( fig.9 ). We can define: -R th -JC as the junction to case thermal resistance._lt is defined between the junction temperature Tj (maximum temperature in the chip) and temperature T c (bottom surface temperature of the baseplate).
-R th -IN T as the thermal resistance of the adhesive layer. The test vehicle is fixed on the heat spreader with an interlayer double-sided adhesive.
-R th -HS as the thermal resistance between the heat spreader and the air.
The configuration is chosen for the best thermal results by the 2 approaches.
Conclusion
This study is to develop high temperature packaging technologies based on available materials, using ANSYS finite elements software to propose design rules and carry out the thermal simulation. We have taken into account the different selections of materials with the most critical design parameters to define the model. Thermal resistances are calculated by thermal simulation and have been measured by experimental approach in order to verifY the simulation results and thermal performances.
